


Digital Circuit and Logic Design



Ref
621, 8815
D574
2014
f



DIGITAL CIRCUIT AND LOGIC DESIGN



3G eLEARNING

TABLE OF CONTENTS

1. Number Systems	
1.1 Decimal Number System.....	2
1.2 Binary Number System.....	4
1.3 Hexadecimal Number System.....	7
1.4 Octal Number System.....	8
1.5 Conversion from One Number System to Another.....	10
1.5.1 Converting From another Base to Decimal.....	11
1.5.2 Converting from Decimal to another Base (Division-Remainder Technique).....	14
1.5.3 Converting from a Base Other Than 10 to another Base Other Than 10.....	14
1.5.4 Shortcut Method for Binary to Octal Conversion.....	15
1.5.5 Shortcut Method for Octal to Binary Conversion.....	15
1.5.6 Shortcut Method for Binary to Hexadecimal Conversion.....	16
1.5.7 Shortcut Method for Hexadecimal to Binary Conversion.....	17
2. Logic Gates	
2.1 Types of Logic Gates.....	20
2.1.1 The NOT (Inverter) Gate.....	20
2.1.2 The AND Gate.....	21
2.1.3 The OR Gate.....	23
2.1.4 NAND Gate.....	25
2.1.5 The NOR Gate.....	27
2.1.6 XOR Gate.....	29
2.1.7 XNOR Gate.....	30
2.1.8 Non-Inverter or Buffer.....	32
2.1.9 Open Collector and Open Drain.....	34
2.2 Tri-State Gates.....	35
2.2.1 Active "LOW" Tri-state Gate.....	36
2.2.2 Tri-state Gate Control.....	37
2.2.3 Double Inversion using NOT Gates.....	38
2.2.4 Gate Fan-out Example.....	39
3. Boolean Algebra Objectives	
3.1 Boolean Algebra.....	41
3.1.1 Boolean Arithmetic.....	42
3.1.2 Boolean Algebraic Identities.....	44
3.1.3 Boolean Algebraic Properties.....	45
3.1.4 Translating Truth Tables into Boolean Expressions.....	45
3.1.5 Boolean Rules for Simplification.....	48
3.2 Boolean Theorems.....	48
3.2.1 Multivariable Theorems.....	51
3.3 Demorgan's Theorems.....	54
3.3.1 Implications of DeMorgan's Theorems.....	57
4. Minimization of Boolean Algebra	
4.1 Min-terms and Max-terms.....	61
4.2 Sum of Products and Product of Sums Forms of Logic Expressions.....	66
4.2.1 Sum of Products Form.....	67
4.2.2 Product of Sums Form.....	67
4.3 Karnaugh Maps.....	74
4.3.1 Karnaugh Map Format.....	75

4.3.2	Looping	77	7.7	NMOS and CMOS Logic Gates	136
5.	Combinational Circuits Objectives		7.7.1	Overview of CMOS.....	138
5.1	Adder.....	89	7.7.2	Important Feature of CMOS.....	138
5.1.1	Half Adder.....	89	7.7.3	Test parameters of CMOS.....	139
5.1.2	Full-adder.....	90	7.7.4	Important Feature of NMOS.....	143
5.2	Subtractor.....	91	7.7.5	CMOS versus TTL.....	143
5.2.1	half-subtractor.....	92	8. Memory		
5.2.2	Full subtractor.....	93	8.1	Random Access Memory (RAM).....	147
5.3	Encoder.....	94	8.2	Read-only Memory (ROM).....	149
5.3.1	Binary Encoders	94	8.3	Programmable Read-only Memory (PROM).....	151
5.3.2	Priority Encoders.....	95	8.4	Erasable Programmable Read Only Memory (EPROM).....	152
5.4	Decoder.....	97	8.4.1	Cache Memory.....	153
6.	Implementation of Combinational Logic Circuit		8.5	Electrically Erasable Programmable Read-only Memory (EEPROM)	154
6.1	Multiplexers	102	8.5.1	EEPROM Structure.....	155
6.1.1	Synthesis of Logic Functions Using Multiplexers.....	106	8.5.2	EEPROM Limitations	155
6.1.2	Multiplexer Synthesis Using Shannon's Expansion.....	109	8.6	Programmable Logic Array (PLA)...	155
6.2	Demultiplexer.....	111	8.6.1	Minterms.....	159
6.3	Code-converters.....	114	8.6.2	Programming.....	160
6.4	Comparators.....	115	8.7	Programmable Array Logic (PAL)...	163
7.	Standard Integrated Circuits (ICs)		8.8	Use of PAL and PLA in Combinational Circuit	166
7.1	Resistor-Transistor Logic (RTL)	118	8.8.1	Combinational Circuit Implementation with PLA	166
7.2	Diode-Transistor Logic (DTL)	121	8.8.2	Programmable Array Logic (PAL).....	168
7.3	Transistor-Transistor Logic (TTL)...	123	9. Flip-Flops		
7.3.1	Test Parameters for TTL Devices	126	9.1	Basic Flip-Flop Circuit	171
7.4	Emitter-Coupled Logic (ECL).....	127	9.2	Types of Flip-Flop.....	173
7.4.1	Implementation.....	129	9.2.1	Clocked SR Flip-Flop.....	173
7.4.2	Operation.....	130	9.2.2	JK Flip-Flop	174
7.5	Integrated Circuit (IC).....	131	9.2.3	T Flip-Flop.....	176
7.5.1	Design.....	131	9.2.4	D Flip-Flop.....	177
7.5.2	The Manufacturing Process	131	9.3	Master-Slave Flip Flop.....	177
7.6	High Threshold Logic (HTL).....	134	9.4	Triggering of Flip Flop.....	178
7.6.1	Advantages.....	135	9.5	Timing Signal.....	179
7.6.2	Disadvantages.....	135			

10. Clocked Sequential Circuits	
10.1 Sequential Circuits	183
10.2 Analysis of Clocked Sequential Circuits	185
10.2.1 State Reduction	189
10.2.2 States Assignment	191
10.2.3 Design with Unused States.....	192
10.2.4 Unused States Hazard.....	195
10.3 Clocked Sequential Circuits Design	196
10.3.1 State Diagram.....	197
10.3.2 State Table.....	197
10.3.3 K-map.....	198
10.3.4 Circuit.....	198
10.4 State Minimization.....	199
10.4.1 State Equivalence.....	199
10.4.2 Partitioning minimization.....	199
10.5 State Assignment.....	201
10.5.1 State Maps.....	202
10.5.2 Minimum-Bit-Change Strategy.....	204
10.5.3 Prioritized Adjacency Strategy.....	205

Bibliography